INTEGRATED CIRCUITS

DATA SHEET

ADDENDUM

SL2 ICS10 I•CODE EPC

Smart Label IC
Bumped Wafer Specification

Product Specification Revision 3.0

2004 January 30 080830





SL2 ICS10

1	SCOPE
2	REFERENCE DOCUMENTS
2.1	Philips Documents
3	MECHANICAL SPECIFICATION
3.1 3.2 3.3 3.4 3.5	Wafer 3 Wafer Backside 3 Chip Dimensions 3 Passivation on Front 3 Au Bump 3
4	FAIL DIE IDENTIFICATION
4.1	Wafer Mapping
5	ORDERING INFORMATION
6	CHIP ORIENTATION AND BONDPAD LOCATIONS
7	ELECTRICAL SPECIFICATIONS
7.1 7.2 7.3	Absolute Maximum Ratings ⁽¹⁾⁽²⁾
8	FINAL WAFERTEST SPECIFICATION
9	DATA SHEET STATUS 8
10	DEFINITIONS
11	DISCLAIMERS
12	REVISION HISTORY 9

SL2 ICS10

1 SCOPE

This specification describes electrical, physical and dimensional properties of Au-bumped, sawn wafers on FFC of I•CODE EPC Smart Label IC.

2 REFERENCE DOCUMENTS

2.1 Philips Documents

- Data Sheet 'General Specification for 8" Wafer'
- · Data Sheet 'General Quality Specification'
- Data Sheet 'I•CODE EPC Smart Label IC, Functional Specification'
- Data Sheet 'Specification of the IBIS Wafermap'
- · Application Note 'Coil Design Guide'

3 MECHANICAL SPECIFICATION

3.1 Wafer

Diameter: 200 mm (8")
 Thickness: 150 μm ± 15 μm

3.2 Wafer Backside

Material:

Treatment: ground and stress release

• Roughness: R_a max. $0.5 \mu m$, R_t max. $5 \mu m$

3.3 Chip Dimensions

• Chip size: $x = 760 \mu m, y = 560 \mu m$

• Scribe line: x-line: 60 μm y-line: 80 μm

3.4 Passivation on Front

Type: Sandwich structure
 Material: PSG / Nitride (on top)
 Thickness: 500 nm / 600 nm

3.5 Au Bump

Bump material: > 99.9% pure Au
 Bump hardness: 35 – 80 HV 0.005
 Bump shear strength: > 70 MPa

Bump height: 18 μm

• Bump height uniformity:

 $\begin{array}{lll} - & \text{within a die:} & \pm 2 \, \mu\text{m} \\ - & \text{within a wafer:} & \pm 3 \, \mu\text{m} \\ - & \text{wafer to wafer:} & \pm 4 \, \mu\text{m} \\ \bullet & \text{Bump flatness:} & \pm 1.5 \, \mu\text{m} \end{array}$

· Bump size:

LA, LB 90 x 90 μm
 TestIO/Vss⁽¹⁾ 60 x 60 μm
 Bump size variation: ± 5 μm

Under bump metallisation: sputtered TiW

⁽¹⁾ TestIO and Vss are floating after sawing.

SL2 ICS10

4 FAIL DIE IDENTIFICATION

Every die is electrically tested according to data sheet. Identification of chips with electrical parameters not conform with the data sheet is done by inking and wafer mapping (all dies at wafer periphery are identified as 'FAIL').

The ink information refers to unsawn wafers. At sawn wafers (on FFC) additional ICs are marked as 'FAIL' in the wafer map if damaged during the sawing process. These ICs will not be inked.

4.1 Wafer Mapping

Wafer mapping for failed die information is available on Floppy-Disk.


Format: IBIS format

5 ORDERING INFORMATION

TYPE NAME	DESCRIPTION	ORDERING CODE		
SL2 ICS10 01DW/V4	Bumped die on sawn wafer	9352 751 61005		

SL2 ICS10

6 CHIP ORIENTATION AND BONDPAD LOCATIONS



SL2 ICS10

7 ELECTRICAL SPECIFICATIONS

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
T _{stg}	Storage Temperature Range		-55		+ 140	°C
Tj	Junction Temperature		-55		+ 140	°C
V _{ESD}	ESD Voltage Immunity	JEDEC, JESD 22 – A114-B, Human Body Model			± 2	kV _{peak}
I _{max LA-LB}	Maximum Input Peak Current				± 60	mA _{peak}

Notes

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is
 a stress rating only and functional operation of the device at these or any conditions other than those described in
 the Operating Conditions and Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

7.2 Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
T _{jop}	Operating Junction Temperature		-25		+85	°C
I _{LA-LB}	Input Current ⁽²⁾				30	mA_{rms}
V _{LA-LB rd}	Minimum Supply Voltage for READ			2.6	2.9	V_{rms}
V _{LA-LB wr}	Minimum Supply Voltage for WRITE			2.6	2.9	V_{rms}
f _{op}	Operating Frequency ⁽³⁾		13.553	13.560	13.567	MHz

Notes

- 1. Typical ratings are not guaranteed. These values listed are at room temperature.
- The voltage between LA and LB is limited by the on-chip voltage limitation circuitry (corresponding to parameter I_{LA-LB}).
- 3. Bandwidth limitation (± 7 kHz) according to ISM band regulations.

7.3 Electrical Characteristics

 $T_{op} = -25 \text{ to } +85 \text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
C _{res}	Input Capacitance between LA – LB ⁽²⁾	$V_{LA-LB} = 2 V_{rms}$	22.3	23.5	24.7	pF
P _{min rd}	Minimum Operating Supply Power for READ ⁽³⁾			400		μW
P _{min wr}	Minimum Operating Supply Power for WRITE ⁽³⁾			400		μW
t _{ret}	Data Retention	T _{amb} ≤ 55 °C	5			Years

Notes

- 1. Typical ratings are not guaranteed. These values listed are at room temperature.
- 2. Measured with an HP4285A LCR meter at 13.56 MHz.
- 3. Including losses in resonant capacitor and rectifier.

SL2 ICS10

8 FINAL WAFERTEST SPECIFICATION

• Minimum yield per wafer: 30 % of 56276 potential good dies.

SL2 ICS10

9 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

10 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

11 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors' customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

SL2 ICS10

12 REVISION HISTORY

 Table 1
 Bumped Wafer Specification SL2 ICS10 Revision History

REVISION	DATE	CPCN	PAGE	DESCRIPTION
3.0	Jan 2004	-		Contents updated. Status now -> Product Specification
			4	Chapter 5 "ORDERING INFORMATION":
				- added Ordering Code
1.1	Oct 2003	-		Contents updated.
			3	Chapter 3 "MECHANICAL SPECIFICATION":
				- rewording
			5	Chapter 6 "CHIP ORIENTATION AND BONDPAD LOCATIONS":
				- changed chip orientation and bondpad locations
			6	Chapter 7 "ELECTRICAL SPECIFICATIONS":
				- rewording
1.0	Feb. 2003			Initial version.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Let's make things better.



